News

Tabula’s ABAX 3PLDs are in the news

May 9, 2012

You may recall that the folks at Tabula have developed an innovative FPGA architecture that they refer to as ABAX 3PLDs. The idea is that they use a small piece of silicon that they reconfigure eight times for each user clock beat.

Use a twist (and other popular wires) to reduce EMI/RFI

May 9, 2012

Alexander Graham Bell patented twisted-pair wires in 1881. Remarkably, we still use them because they work so well.

eCROS platform now supports Xilinx Zynq-7000 EPP

May 8, 2012

eSOL's eCROS real-time OS-based integrated software platform now supports the Xilinx Zynq-7000 Extensible Processing Platform (EPP).

Buy one virtual classroom seat and get one free!

May 8, 2012

Altera is offering a 2 for 1 deal on their online courses.

Goepel debuts ChipVORX JTAG I/O module

May 7, 2012

The first in a series of ChipVORX modules from Goepel electronic, the FXT-X90 FPGA-based I/O module is controlled via a standard TAP (test access port) to enable access to the entire ChipVORX line of test and programming IP for external instrumentation.

A/D Converter → FPGA → D/A Converter: The JESD204/A/B Standard – “Where the rubber meets the road”

April 27, 2012

In the real world, signals are continuous (analog) in nature. However, the vast majority of today’s signal processing is performed in the discrete (digital) domain using sophisticated digital signal processing (DSP) algorithms. Thus, analog-to-digital (A/D) converters are used to take real-world analog signals from sensors and transform this data into its digital equivalent.

Synopsys extends HAPS FPGA-based debug visibility by 100X

April 25, 2012

I just heard from the folks at Synopsys that they've released a new Deep Trace Debug feature for users of their HAPS FPGA-based prototyping systems.

Second generation for FPGA software

April 25, 2012

Today, Xilinx is launching their Vivado Design Suite, heralding the second generation of tools for programmable systems.

Achronix announces new 22nm Speedster22i FPGAs

April 24, 2012

The folks at Achronix Semiconductor have just announced the details of their forthcoming Speedster 22i HD and HP product families, the first FPGAs to be built on the Intel 22nm process technology.

Altera Presents Design Methodologies at DSP Forum

April 23, 2012

Altera Corporation (NASDAQ: ALTR) today announced its "DSP Forum" in North America, presented jointly by representatives from Altera and Arrow Electronics, as well as contributions from MathWorks.

Featured Resources

Meeting the Low Power Imperative at 28 nm

Whether you want to reduce your carbon footprint, reduce operating costs, or just be more energy efficient, Altera’s 28-nm devices enable system designers to increase their control over power consumption in today’s increasingly power-sensitive applications.

PRODUCT BRIEF: MachXO2 Consumer Applications

The MachXO2™ family of non-volatile infinitely reconfigurable Programmable Logic Devices (PLDs) is designed for low-power consumer applications such as smart phones, GPS devices and PDAs. Combining an optimized look-up table (LUT) architecture with 65-nm embedded Flash process technology, MachXO2 devices provide a flexible “do-it-all” solution for consumer designs.

DATA SHEET: MachXO2 Family

The MachXO2 family of ultra low power, instant-on, non-volatile PLDs has six devices with densities ranging from 256 to 6864 Look-Up Tables (LUTs). In addition to LUT-based, low-cost programmable logic these devices feature Embedded Block RAM (EBR), Distributed RAM, User Flash Memory (UFM), Phase Locked Loops (PLLs), preengineered source synchronous I/O support, advanced configuration support including dual-boot capability and hardened versions of commonly used functions such as SPI controller, I2C controller and timer/counter. These features allow these devices to be used in low cost, high volume consumer and system applications.

Tips and Techniques for 28-nm Design Optimization

Timing closure is of critical importance in high-speed FPGA designs. This white paper focuses on the challenges that affect timing closure and discusses how simple HDL changes can help resolve timing issues and reduce the time needed to achieve timing closure.

Using External Memory Interfaces to Achieve Efficient High-Speed Memory Solutions

Because a fast and robust memory interface is crucial for many designers, Altera provides the fastest, most efficient, and lowest latency memory controllers, which allow designers to work with today’s higher speed memories quickly and easily. Designing with Arria V^® FPGAs not only helps to make designs successful but also ensures that implementation is fast and easy.

+ view all resources

Featured Video

Reduce Power by Removing External Compensation Components with Stratix V FPGAs

Watch this short demonstration of how our 28-nm Stratix V FPGA can provide you with the lowest jitter and bit error rate. In addition, you will see how system cost and power are reduced by removing external compensation components.

News

Featured Resources

Featured Video

Related Videos

Please visit these other Canon Communications sites